## Bring your application to a new era: learning by example how to parallelize and optimize for Intel® Xeon® processor and Intel® Xeon Phi<sup>TM</sup> coprocessor

Manel Fernández, Roger Philp, Richard Paul

Bayncore Ltd.

HPCKP'15

# Moore's law: how to use so many transistors?

Microprocessor Transistor Counts 1971-2011 & Moore's Law



## Single thread performance is limited

- Clock frequency constraints
- "Near" parallelism harder to expose
  - Instruction level parallelism (ILP)

Hint: exploit "distant" parallelism

- Data level parallelism (DLP)
- Task level parallelism (TLP)

# Programmers responsibility to expose DLP/TLP parallelism

"Transistor Count and Moore's Law - 2011" by Wgsimon - http://en.wikipedia.org/wiki/Moore's\_law

## The multi- and many-core era: Intel<sup>®</sup> solutions for HPC

Multi-core	Many integrated core (MIC)
C/C++/Fortran, OMP/MPI/Cilk+/TBB	C/C++/Fortran, OMP/MPI/Cilk+/TBB
Bootable, native execution model	PCIe, native and offload execution models
Up to 18 cores, 3 GHz, 36 threads	Up to 61 cores, 1.2 GHz, 244 threads
Up to 768 GB, 68 GB/s, 432 GFLOP/s DP	Up to 16 GB, 352 GB/s, 1.2 TFLOP/s DP
256-bit SIMD, FMA, gather (AVX2)	512-bit SIMD, FMA, gather/scatter, EMU (IMCI)
<b>Targeted at general purpose applications</b> Single thread performance (ILP) Memory capacity	<b>Targeted at highly parallel applications</b> High parallelism (DLP, TLP) High memory bandwidth

# How to enable parallelism with standard methods

Intel<sup>®</sup> Parallel Studio XE 2015 tool suite



Single programming model for all your code



# Characterizing <u>Polyhedron</u> benchmark suite

Windows 8

Intel<sup>®</sup> Core<sup>™</sup> i7-4500U (0,1)(2,3)

Intel® Fortran Compiler 15.0.1.14 [/O3 /fp:fast=2 /align:array64byte /Qipo /QxHost]

## Auto-vectorization effectiveness



Elapsed time speedup vs. not vectorized serial version

/Qvec- /Qvec+

## Auto-parallelization effectiveness

1.6 1.4 Speedup (higher is better) 1.2 0.8 0.6 0.4 0.2 nilot design 0 test foul 835 MM2 Capacita channell tationer protein sermod goduc induct2 lingt INFION -492 - M N. ò <n 2 /Qparallel+ (default, 4t {0:3}{0:3}{0:3}) /Qparallel-/Qparallel+ (compact, 2t {0:1}{2:3})

Elapsed time speedup vs. serial version

## Memory bandwidth requirements



Memory bandwidth and speedup vs. serial version

■ WR BW ■ RD BW ■ /Qvec- ■ /Qparallel (compact, 2t {0:1}{2:3})

# Observations: implicit vs. explicit parallelism

Compiler toolchain is limited in exposing implicit parallelism

- Good for ILP (uArch supposed to help)
- Not so bad for DLP
  - Exploited by use of "vectors" (SIMD)
  - But potentially missing opportunities due to aliasing, etc.
- Disappointing for TLP
  - Hyper-threading rarely useful on HPC applications

Explicit parallelism relies on the programmer

- DLP: compiler directives, array notation, vector classes, intrincsics
- TLP: Multi- and many-cores available (OpenMP, Cilk+, TBB)

Distributed systems with standard methods

• Clusters, MPI models

# Exposing DLP/TLP parallelism

Simplest method by using compiler directives (aka "pragmas")

## Exposing DLP: vectorization/SIMD pragmas

#pragma vector {args}
#pragma ivdep
#pragma simd [clauses]

Exposing TLP: OMP pragmas

#omp parallel for
#omp atomic/critical

Vectorization hints Ignore vector assumed dependencies Enforces vectorization with hints

Parallelizes iterations of a given loop Thread synchronization

## Runtime performance tuning for threaded applications

OMP\_NUM\_THREADS OMP\_SCHEDULE KMP\_AFFINITY KMP\_PLACE\_THREADS Number of threads to run How work is distributed among threads How threads are bound to physical PUs Easy thread placement (Intel<sup>®</sup> Xeon Phi<sup>TM</sup> only)



# Polyhedron/gas\_dyn2

Linux RHEL 6.6

Intel<sup>®</sup> Xeon<sup>®</sup> E5-4650L, 2 socket x 8 cores x 2 HTs

Intel<sup>®</sup> Xeon Phi<sup>™</sup> 7120A, 61 cores x 4 threads

Intel<sup>®</sup> Fortran Compiler 15.0.1.14 [-O3 -fp-model fast=2 -align array64byte -ipo -xHost/-mmic]

## Serial version

Continuity equations solver to models the flow of a gas in 1D

Two main hotspots: EOS (66%) and CHOZDT(33%)

- Implicit loops by using Fortran 90 array notation
- Both hotspots perfectly fused + vectorized

```
SUBROUTINE EOS(NODES, IENER, DENS, PRES, TEMP, GAMMA, CS, SHEAT, CGAMMA)
INTEGER NODES
REAL SHEAT, CGAMMA
REAL, DIMENSION(NODES) :: IENER, DENS, PRES, TEMP, GAMMA, CS
ITEMP(:NODES) = IENER(:NODES)/SHEAT
PRES(:NODES) = (CGAMMA - 1.0)*DENS(:NODES)*IENER(:NODES)
GAMMA(:NODES) = CGAMMA
CS(:NODES) = SQRT(CGAMMA*PRES(:NODES)/DENS(:NODES))
SUBROUTINE CHOZDT(NODES, VEL, SOUND, DX, DT)
INTEGER NODES, ISET(1)
REAL, DIMENSION (NODES) :: VEL, DX, SOUND, DTEMP
DTEMP = DX/(ABS(VEL) + SOUND)
ISET = MINLOC (DTEMP)
```

# OMP workshare construct

Workshare currently not working (not parallelized)

Reduction loop in CHOZDT does not even vectorize

!\$OMP PARALLEL WORKSHARE DEFAULT(SHARED)
 TEMP(:NODES) = IENER(:NODES)/SHEAT
 PRES(:NODES) = (CGAMMA - 1.0)\*DENS(:NODES)\*IENER(:NODES)
 GAMMA(:NODES) = CGAMMA
 CS(:NODES) = SQRT(CGAMMA\*PRES(:NODES)/DENS(:NODES))
!\$OMP END PARALLEL WORKSHARE

!\$OMP PARALLEL WORKSHARE DEFAULT(SHARED)
DTEMP = DX/(ABS(VEL) + SOUND)
ISET = MINLOC (DTEMP)
!\$OMP END PARALLEL WORKSHARE

# OMP parallel loop (CHOZDT)

Intel<sup>®</sup> compiler does not support OMP 4.0 user defined reductions

We have to write the parallel reduction by ourselves!

```
INTEGER :: N, ISET L
      REAL :: VSET, SSET, ISET V, ISET 1, DTEMP
! global values for minloc result, also local values for every thread
      ISET 1 = HUGE(ISET 1)
     ISET(1) = 0
!$OMP PARALLEL DEFAULT(SHARED) PRIVATE(N, ISET V, ISET L, DTEMP)
      ISET V = ISET 1
     ISET L = 1
! compute DTEMP in parallel, also MINLOC for every threaad (if)
!$OMP D0 SCHEDULE(RUNTIME)
     DO N = 1, NODES
          DTEMP = DX(N)/(ABS(VEL(N)) + SOUND(N))
          IF (DTEMP < ISET V) THEN
              ISET V = DTEMP
              ISET L = N
          ENDIF
      END DO
!$OMP END DO NOWAIT
! now horizontal reduction for all threads
!$OMP CRITICAL
      IF (ISET V < ISET 1) THEN
          ISET 1 = ISET V
          ISET(1) = ISET L
      ENDIF
!$OMP END CRITICAL
!$OMP END PARALLEL
```



# OMP parallel loop (EOS)

Straightforward transformation

Streaming stores to avoid wasting some read bandwidth

```
!$OMP PARALLEL D0 DEFAULT(SHARED) PRIVATE(N) SCHEDULE(RUNTIME)
!DIR$ VECTOR NONTEMPORAL(TEMP, PRES, GAMMA, CS)
D0 N = 1, NODES
TEMP(N) = IENER(N)/SHEAT
PRES(N) = (CGAMMA - 1.0)*DENS(N)*IENER(N)
GAMMA(N) = CGAMMA
CS(N) = SQRT(CGAMMA*PRES(N)/DENS(N))
END D0
!$OMP END PARALLEL D0
```



## **Performance results**



Intel<sup>®</sup> Xeon Phi<sup>™</sup> speedup vs. Intel<sup>®</sup> Xeon<sup>®</sup>: 5.8x (serial), 4.4x (parallel)

# Polyhedron/linpk

Linux RHEL 6.6

Intel<sup>®</sup> Xeon<sup>®</sup> E5-4650L, 2 socket x 8 cores x 2 HTs

Intel<sup>®</sup> Xeon Phi<sup>™</sup> 7120A, 61 cores x 4 threads

Intel Fortran Compiler 15.0.1.14 [-O3 -fp-model fast=2 -align array64byte -ipo -xHost/-mmic]

## Linpk hotspot: DGEFA



Matrix decomposition with partial pivoting by Gaussian elimination Invokes BLAS routines DAXPY (98%), IDAMAX, DSCAL (all are inlined)

# OMP parallel loop

Inner "i" loop properly autovectorized by the compiler

Middle "j" loop can be parallelized

Outer "k" loop (diagonal) has dependencies between iterations

Application is memory bound

```
SUBROUTINE DGEFA(A,Lda,N,Ipvt,Info)
! gaussian elimination with partial pivoting
      INTEGER Lda, N, Ipvt(*), Info
     DOUBLE PRECISION A(Lda,*)
     DOUBLE PRECISION t
     INTEGER IDAMAX, j, k, l
     Info = 0
     IF ( N.GT.1 ) THEN
        DO k = 1, N-1
! find l = pivot index
! zero pivot implies this column already triangularized
            IF ( A(l,k).EQ.0.0D0 ) THEN
               Info = k
            ELSE
! interchange if necessary
 compute multipliers
 row elimination with column indexing
!$OMP PARALLEL DO DEFAULT(SHARED) PRIVATE(j,i) SCHEDULE(RUNTIME)
               DO j = k+1, N
                  DO i = k+1, N
                     A(i,j) = A(i,j) + A(i,k) * A(k,j)
                  ENDDO
               ENDDO
!$OMP END PARALLEL DO
            ENDIF
         ENDDO
     ENDIF
```



## **Performance results**

Polyhedron/linpk: speed and bandwidth evolution 7k5 x 7k5 elements



Intel<sup>®</sup> Xeon Phi<sup>™</sup> speedup vs. Intel<sup>®</sup> Xeon<sup>®</sup>: 3x (serial), 3.6x (parallel)

# Summary and conclusions

# Programmers are responsible of exposing DLP/TLP parallelism to fully exploit the available hardware in HPC domains

Today's Intel<sup>®</sup> HPC solutions allow to easily expose DLP/TLP parallelism

- Intel<sup>®</sup> Parallel Studio XE 2015 tool suite
- Simple methods (compiler pragmas, OMP, libraries)
- Same source code for multi- and many-core processors

Intel<sup>®</sup> Xeon Phi<sup>TM</sup> coprocessors targeted at highly parallel applications

- Significant speedups achieved in bandwidth bound applications
- Runtime tuning is key to achieve best performance

Future work

- Experiment with other benchmarks (not only from Polyhedron)
  - Non memory bound applications, native/offload execution models
- Extend parallelization to distributed systems with MPI